At a glance
- Lead the design of cutting-edge RF systems
- Acquire deep understanding of customer needs and lead the technical design accordingly
- Work close with concept, digital, verification engineers in order to achieve highest synergies in targets and quality
- Lead innovation projects to push the performance RF systems through novel solutions
|
At a glance
- Challenging product requirements and transferring them into a cost-competitive System-on-Chip architecture
- Contributing to the definition of a common microcontroller architecture for our Power IC Products
- Collaborating with cross-functional teams in Analog/Digital Design, Verification, Firmware Development, Validation, Test, and Project Management to deliver first-pass functional silicon
- Influencing roadmaps and helping to set technology targets for future SOCs
- Being the technical interface to Product Marketing, Technical Marketing and Customers
|
At a glance
- Be the go-to person of the digital verification for complex digital and mixed signal designs, providing hands-on expertise in digital verification, from building environments from scratch to leveraging existing flows
- Oversee and coordinate all aspects of digital verification, including planning, tracking, and reporting, and ensure clear understanding of verification requirements through effective communication with multiple stakeholders
- Collaborate with and contribute to coordination of cross-functional teams, including concept, design, AMS verification, and post-silicon validation teams, to ensure high quality designs
- Focus on all-directions-reuse of the Verification Components to be implemented
- Identify and mitigate risks in dynamic projects, with proactive communication to the project team
- Drive the enhancement of existing verification methodologies and flows, drive required innovation projects and get buy-in from management
- Drive process and efficiency improvements, share your expertise to enable team growth, and inspire and mentor new lead verification engineers to help them succeed in their roles
- Identify and address synergies between digital and analog centric Pre-Silicon verification, and Post-Silicon validation
|
At a glance
- Be responsible for planning, execution and coordination of pre-silicon verification according to ISO26262
- Coordinate and give technical guidance to team members and consultants
- Work together with concept-, design- and verification teams to ensurethat AURIX™ will continue its success story
- Identify, analyze and eliminate design bugs
- Contribute to the development of cutting-edge verification methodology
- Ramp up fellow engineers with your technical expertise
|
At a glance
- Lead the digital verification of complex digital and mixed signal designs, including IPs, Subsystems, ASIC and SoCs.
- Coordinate the overall digital verification activities such as verification planning, verification tracking and reporting, as well as requirement-based verification
- Conduct the clarification of verification requirements with multiple communication interfaces
- Collaborate with cross-functional teams, including concept, design, AMS verification, and post-silicon validation teams, to ensure high quality designs
- Hands-on contributor to digital verification either from scratch, or using legacy verification environments and flows
- Focus on all-directions-reuse of the Verification Components to be implemented
- Identify and mitigate risks in dynamic projects, with proactive communication to the project team
- Drive the enhancement of existing verification methodologies and flows, drive required innovation projects and get buy-in from management
- Foster process and efficiency improvements where applicable, as well as share your expertise to the other team members so that they are able to grow
- As a technical lead inspire and mentor junior verification engineers while providing invaluable technical support and guidance to development teams and business partners
- Identify and address synergies between digital and analog centric Pre-Silicon verification, and Post-Silicon validation
|
